Docket No.: P2000.0342

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as First Class Mail in an envelope addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on the date indicated below.

Date: August 1, 2003

N THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant

Florian Schamberger

Applic. No.

10/600,916

Filed

June 20, 2003

Title

Circuit Configuration for Level Boosting, in Particular for Driving

a Programmable Link

INFORMATION DISCLOSURE STATEMENT

Hon. Commissioner for Patents

Sir:

In accordance with 37 C.F.R. 1.98 copies of the following patents and/or publications are submitted herewith:

United States Patent No. 5,293,561 (Nizaka), dated March 8, 1994;

United States Patent No. 5,313,424 (Adams et al.), dated May 17, 1994;

United States Patent No. 6,222,384 B1 (Kim), dated April 24, 2001, which corresponds with German Published Non-Prosecuted Patent Application DE 198 25 034 A1, dated April 15, 1999;

International Publication WO 98/35444 (Le et al.), dated August 13, 1998;

Joo-Sun Choi et al.: "Antifuse EPROM Circuit for Field Programmable DRAM", 2000 IEEE International Solid-State Circuits Conference, pp. 406-407;

Jae-Kyung Wee et al.: "An Antifuse EPROM Circuitry Scheme for Field-Programmable Repair in DRAM", *IEEE Journal of Solid-State Circuits, Vol. 35, No. 10, October 2000, pp. 1408-1414*;

German Examination Report dated June 27, 2003.

In accordance with 37 C.F.R. 1.97(e) the undersigned herewith states that each item of information contained in the information disclosure statement was first cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of the information disclosure statement.

If no translation of pertinent portions of any foreign language patents or publications mentioned above is included with the aforementioned copies of those applications, patents and/or publications, it is because no existing translation is readily available to the applicant.

Respectfully submitted,

For Applicant

Date: August 1, 2003

Lerner And Greenberg, P.A. Post Office Box 2480 Hollywood, FL 33022-2480

Tel: (954) 925-1100 Fax: (954) 925-1101

/bmb

Mark P. Weichselbaun. Reg. No. 43,248

Sheet 1 of 1

FORM PTO 1449 (SUBSTITUTE)

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

INFORMATION DISCLOSURE STATEMENT BY APPLICANT (37 CFR 1.98(b)) Attorney Docket No.: P2000,0342

Applic. No.

10/600,916

Applicant

Florian Schamberger

Filing Date

Group Art Unit

June 20, 2003

U.S. PATENT DOCUMENTS

EXAMINER INITIALS		PATENT NO.	DATE	PATENTEE	CLASS	SUB CLASS	FILING DATE
	Α	5,293,561	03/08/94	Nizaka			
	В	5,313,424	05/17/94	Adams et al.			
	С	6,222,384 B1	04/24/01	Kim			
	D						
	E						
	F						
	G						
	Н		÷				
	1	,					

FOREIGN PATENT DOCUMENT

	DOCUMENT NO.	DATE	COUNTRY	CLASS	SUB CLASS		NSL. NO
J	198 25 034 A1	04/15/99	Germany				X
К	98/35444	08/13/98	WIPO			Х	
L							
М							
N							

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, etc.)

0	Joo-Sun Choi et al.: "Antifuse EPROM Circuit for Field Programmable DRAM", 2000 IEEE International Solid-State Circuits Conference, pp. 406-407
Р	Jae-Kyung Wee et al.: "An Antifuse EPROM Circuitry Scheme for Field-Programmable Repair in DRAM", IEEE Journal of Solid-State Circuits, Vol. 35, No. 10, October 2000, pp. 1408-1414

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.